Changeset 5082
- Timestamp:
- Feb 4, 2010 2:32:43 AM (3 years ago)
- Location:
- trunk
- Files:
-
- 13 edited
-
src/cpu/amd/model_gx1/Kconfig (modified) (1 diff)
-
src/cpu/amd/model_gx2/Kconfig (modified) (1 diff)
-
src/cpu/amd/model_lx/Kconfig (modified) (1 diff)
-
src/cpu/intel/slot_2/Kconfig (modified) (1 diff)
-
src/mainboard/amd/db800/Kconfig (modified) (1 diff)
-
src/mainboard/amd/norwich/Kconfig (modified) (1 diff)
-
src/mainboard/artecgroup/dbe61/Kconfig (modified) (1 diff)
-
src/mainboard/digitallogic/msm800sev/Kconfig (modified) (1 diff)
-
src/mainboard/iei/pcisa-lx-800-r10/Kconfig (modified) (1 diff)
-
src/mainboard/lippert/roadrunner-lx/Kconfig (modified) (1 diff)
-
src/mainboard/lippert/spacerunner-lx/Kconfig (modified) (1 diff)
-
src/mainboard/pcengines/alix1c/Kconfig (modified) (1 diff)
-
util/compareboard/compareboard (modified) (2 diffs)
Legend:
- Unmodified
- Added
- Removed
-
trunk/src/cpu/amd/model_gx1/Kconfig
r4753 r5082 22 22 bool 23 23 24 config DCACHE_RAM_BASE 25 hex 26 default 0xc0000 27 depends on CPU_AMD_GX1 28 29 config DCACHE_RAM_SIZE 30 hex 31 default 0x01000 32 depends on CPU_AMD_GX1 33 -
trunk/src/cpu/amd/model_gx2/Kconfig
r4753 r5082 1 ## 2 ## This file is part of the coreboot project. 3 ## 4 ## Copyright (C) 2010 coresystems GmbH 5 ## 6 ## This program is free software; you can redistribute it and/or modify 7 ## it under the terms of the GNU General Public License as published by 8 ## the Free Software Foundation; version 2 of the License. 9 ## 10 ## This program is distributed in the hope that it will be useful, 11 ## but WITHOUT ANY WARRANTY; without even the implied warranty of 12 ## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the 13 ## GNU General Public License for more details. 14 ## 15 ## You should have received a copy of the GNU General Public License 16 ## along with this program; if not, write to the Free Software 17 ## Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA 18 ## 19 1 20 config CPU_AMD_GX2 2 21 bool 22 23 config DCACHE_RAM_BASE 24 hex 25 default 0xc0000 26 depends on CPU_AMD_GX2 27 28 config DCACHE_RAM_SIZE 29 hex 30 default 0x01000 31 depends on CPU_AMD_GX2 32 -
trunk/src/cpu/amd/model_lx/Kconfig
r4753 r5082 2 2 bool 3 3 4 config DCACHE_RAM_BASE 5 hex 6 default 0xc8000 7 depends on CPU_AMD_LX 8 9 config DCACHE_RAM_SIZE 10 hex 11 default 0x8000 12 depends on CPU_AMD_LX 13 -
trunk/src/cpu/intel/slot_2/Kconfig
r4753 r5082 22 22 bool 23 23 24 config DCACHE_RAM_BASE 25 hex 26 default 0xc0000 27 depends on CPU_INTEL_SLOT_2 28 29 config DCACHE_RAM_SIZE 30 hex 31 default 0x01000 32 depends on CPU_INTEL_SLOT2 33 -
trunk/src/mainboard/amd/db800/Kconfig
r5052 r5082 33 33 depends on BOARD_AMD_DB800 34 34 35 config DCACHE_RAM_BASE36 hex37 default 0xc800038 depends on BOARD_AMD_DB80039 40 config DCACHE_RAM_SIZE41 hex42 default 0x800043 depends on BOARD_AMD_DB80044 45 35 config RAMBASE 46 36 hex -
trunk/src/mainboard/amd/norwich/Kconfig
r5051 r5082 32 32 depends on BOARD_AMD_NORWICH 33 33 34 config DCACHE_RAM_BASE35 hex36 default 0xc800037 depends on BOARD_AMD_NORWICH38 39 config DCACHE_RAM_SIZE40 hex41 default 0x800042 depends on BOARD_AMD_NORWICH43 44 34 config RAMBASE 45 35 hex -
trunk/src/mainboard/artecgroup/dbe61/Kconfig
r5051 r5082 32 32 depends on BOARD_ARTECGROUP_DBE61 33 33 34 config DCACHE_RAM_BASE35 hex36 default 0xc800037 depends on BOARD_ARTECGROUP_DBE6138 39 config DCACHE_RAM_SIZE40 hex41 default 0x800042 depends on BOARD_ARTECGROUP_DBE6143 44 34 config RAMBASE 45 35 hex -
trunk/src/mainboard/digitallogic/msm800sev/Kconfig
r5052 r5082 33 33 depends on BOARD_DIGITALLOGIC_MSM800SEV 34 34 35 config DCACHE_RAM_BASE36 hex37 default 0xc800038 depends on BOARD_DIGITALLOGIC_MSM800SEV39 40 config DCACHE_RAM_SIZE41 hex42 default 0x800043 depends on BOARD_DIGITALLOGIC_MSM800SEV44 45 35 config RAMBASE 46 36 hex -
trunk/src/mainboard/iei/pcisa-lx-800-r10/Kconfig
r5054 r5082 32 32 depends on BOARD_IEI_PCISA_LX_800_R10 33 33 34 config DCACHE_RAM_BASE35 hex36 default 0xc800037 depends on BOARD_IEI_PCISA_LX_800_R1038 39 config DCACHE_RAM_SIZE40 hex41 default 0x800042 depends on BOARD_IEI_PCISA_LX_800_R1043 44 34 config RAMBASE 45 35 hex -
trunk/src/mainboard/lippert/roadrunner-lx/Kconfig
r5051 r5082 33 33 depends on BOARD_LIPPERT_ROADRUNNER_LX 34 34 35 config DCACHE_RAM_BASE36 hex37 default 0xc800038 depends on BOARD_LIPPERT_ROADRUNNER_LX39 40 config DCACHE_RAM_SIZE41 hex42 default 0x800043 depends on BOARD_LIPPERT_ROADRUNNER_LX44 45 35 config RAMBASE 46 36 hex -
trunk/src/mainboard/lippert/spacerunner-lx/Kconfig
r5051 r5082 33 33 depends on BOARD_LIPPERT_SPACERUNNER_LX 34 34 35 config DCACHE_RAM_BASE36 hex37 default 0xc800038 depends on BOARD_LIPPERT_SPACERUNNER_LX39 40 config DCACHE_RAM_SIZE41 hex42 default 0x800043 depends on BOARD_LIPPERT_SPACERUNNER_LX44 45 35 config RAMBASE 46 36 hex -
trunk/src/mainboard/pcengines/alix1c/Kconfig
r5051 r5082 33 33 depends on BOARD_PCENGINES_ALIX1C 34 34 35 config DCACHE_RAM_BASE36 hex37 default 0xc800038 depends on BOARD_PCENGINES_ALIX1C39 40 config DCACHE_RAM_SIZE41 hex42 default 0x800043 depends on BOARD_PCENGINES_ALIX1C44 45 35 config RAMBASE 46 36 hex -
trunk/util/compareboard/compareboard
r5071 r5082 57 57 sed \ 58 58 -e "/^CONFIG_CONSOLE_/ d" \ 59 -e "/^CONFIG_MAXIMUM_CONSOLE_LOGLEVEL/ d" \ 60 -e "/^CONFIG_DEFAULT_CONSOLE_LOGLEVEL/ d" \ 59 61 -e "/^CONFIG_RESET_/ d" \ 60 62 -e "/^CONFIG_XIP_ROM_/ d" \ … … 78 80 -e "/^CONFIG_GDB_STUB / d" \ 79 81 -e "/^CONFIG_VIDEO_MB / d" \ 80 -e "/^CONFIG_IOAPIC / d" \81 82 -e "/^CONFIG_HAVE_MOVNTI / d" \ 82 83 -e "/^CONFIG_PCIE_CONFIGSPACE_HOLE / d" \
Note: See TracChangeset
for help on using the changeset viewer.
